Abstract-In this work we show a method for the thermal dynamic modeling of packaged HBT's. The method employs a calibration step featuring pulsed measurements at different temperatures, and is based upon a 3-stage thermal resistance-capacitance model that describes the chip-solder-case system. A current pulse generator was designed and assembled in-house for pulsed characterization down to the microsecond range. The model was used to simulate the thermal transients of the collector current from the microsecond range to hundreds of seconds, for several different bias points in the forward active region, consistently showing a good match with the measured characteristics.
I. INTRODUCTION
S ELF-HEATING effects are a well-known concern for heterojunction bipolar transistors (HBT's), and are a serious limitation to their potential power performance. Collector current and current gain reduction at high dissipated power in the forward active region are commonly observed as a negative differential resistance (NDR) region in the output curves, due to enhanced hole injection into the emitter [1] . This effect (which is absent in Si homojunction BJT's, where grows with junction temperature), is accompanied by the decrease of the base-emitter turn-on voltage The self-heating issue is particularly critical for GaAs-based HBT's, which represent the most mature and widespread HBT technology, due to the poor thermal conductivity of the GaAs substrate. Since high power applications are the turf where HBT's are supposed to have some advantage over heterojunction FET's, the thermal characterization and modeling of HBT's has been given considerable attention in the literature of the 90's.
On the experimental side, a few techniques have been published for the thermal characterization of HBT's, aimed at the extraction of the junction temperature or thermal resistance These techniques generally use the dependence of or as an indicator of the junction temperature and can be split into CW [2] - [5] , and pulsed [6] or small-signal [7] techniques. Quite less frequent are the examples of HBT dynamic thermal characterization, i.e., one that accounts for the time dependence of self-heating [8] although a few methods, typically based on theoretical calculations [9] or the analysis of the thermal step response, have been tested on different kinds of semiconductor devices [10] - [12] .
At the same time, on the modeling front, efforts have been devoted to the analytical or numerical description of temperature effects [13] - [16] , with special emphasis to their introduction in HBT large-signal models [17] , [18] .
Experimental [19] and numerical [20] - [22] studies have also aimed at comparing different HBT structures, technologies and designs from the standpoint of temperature sensitivity.
Aside from the need to carefully account for temperature feedback effects in device operation and simulation, which has prompted the research efforts quoted above, one more reason makes the thermal characterization of HBT's mandatory. The main degradation and failure mechanisms of present days HBT's, namely, those related with base dopant instabilities (be it Beryllium or Carbon), are accelerated by both temperature and current density [23] . A problem therefore arises when accelerated lifetime stress experiments have to be designed and their results interpreted, because a trustworthy extrapolation of the stress results to standard operating conditions requires that the effects of the junction temperature be separated from those of the collector current density. In principle, this can be done by using pulsed stress excitation instead of DC or CW techniques [24] . However, for the pulsed stress procedure to be suitably designed, prior knowledge is necessary of the time-dependent self-heating behavior of the devices under test, in the particular packaging and mounting configuration to be used for reliability evaluation.
Therefore, the purpose of this paper is to show an original procedure for dynamic thermal characterization of packaged HBT's, whereby the parameters needed for accurate modeling of the time-dependent self-heating behavior are extracted. The technique uses pulsed measurements in a controlled temperature environment for calibration and a simple analytic formula for the dependence on As a dynamic thermal model of the packaged HBT's we use a three-stage model of parallel elements. The structure of this paper is as follows. In Section II we describe the devices under test and the experimental setup used for the thermal characterization. The experimental procedure for the extraction of the overall thermal resistance is described in Section III. Section IV then shows how the individual 1521-3331/00$10.00 © 2000 IEEE 
II. DEVICES AND EXPERIMENTS
The HBT's under test are single-finger 20 100 m Al Ga As/GaAs devices fabricated at the CNRS-LAAS laboratories in Toulouse. They feature a 50 nm linear emitter grading and a 90 nm base doped with 5 10 cm Be concentration. The detailed structure is given in Table I . The substrate thickness is 500 m. After dicing, the HBT's were packaged into TO18 metal cans for characterization and reliability evaluation.
For pulsed HBT characterization and reliability evaluation we have aimed at designing and assembling a current pulse generator able to provide base current square pulses with amplitude up to 60 mA, with minimum duration in the microsecond range and wave period and duty cycle tunable in a very wide range of values. The circuit's structure and performance are briefly described in the following.
The generator is built by two main blocks, namely, a logic control unit (LCU) and an analog unit (AU). The LCU generates a square voltage wave with a 5 V amplitude that provides the timing for the following AU. The square wave period may be set to five different values: 10 s, 100 s, 1 ms, 10 ms, and 100 ms. The pulse duration inside the period, which fixes the duty cycle, can be independently set through two selectors: one for the resolution (1 s, 10 s, 100 s, 1 ms, and 10 ms), one for an integer (0 to 9) so that This set of possibilities allows to drive the HBT under test with pulses from the s range practically to DC conditions, with a wide choice of duty ratio values. The signal from the LCU drives the AU that actually outputs the base current pulses to the HBT.
The voltage-to-current conversion and power amplification is performed by the transconductance amplifiers of Burr-Brown OPA660 IC's. A schematic of the AU is shown in Fig. 1 . Two OPA660's are connected in parallel in order to achieve the desired maximum base current amplitude (60 mA). When the base current required is lower than 30 mA, a switch disconnects one of the OPA660's. The base current pulse is fed into the DUT through a small sensing resistance
The collector current is also measured as a voltage drop (on the resistance ). The sensing circuit uses three of the operational amplifiers of the OPA2604's, and can be switched to three different positions to measure and The latter is fixed by varying the supply voltage. The DG412 is an analog switch that receives the output of the LCU and generates the driving signal for the OPA660's. This driving signal is amplified by an OPA2604 and fed to the EXT TRIG input of the oscilloscope for synchronized reading of the current and voltage waveforms on the DUT. Two voltage regulators use the V power supply of the board to provide the proper V supply to the OPA660's. Heatsinks are mounted close to the voltage regulators and sensing circuits to reduce the effects of power dissipation. A thermocouple placed in the device proximity measures the ambient temperature Fig. 2 shows the oscilloscope trace of a 3 s, 500 A base current pulse. The damped oscillations on the leading and trailing edges of the pulse increase the practical minimum pulse duration with respect to the nominal 1 s. For accurate characterization, we choose 3 s as the minimum reliable pulse width. Fig. 3 shows the high-power portion of the HBT output curves, as measured under dc conditions with an HP-4145 semiconductor parameter analyzer (solid lines) and with our pulse generator 100 ms, 5 s, symbols). As expected, for short pulse durations such as that used in Fig. 3 , the negative output conductance caused by self-heating almost disappears. 
III. EXTRACTION OF THE TOTAL THERMAL RESISTANCE
The first step in the extraction of the overall (junction to ambient) thermal resistance is a calibration procedure aimed at establishing the temperature dependence of the collector current for the HBT under test. To do this, the DUT is placed in a controlled-temperature environment and the device output characteristics are measured with the pulse generator described in the previous section using 3 s and very small duty ratio, so that the HBT junction temperature, and the ambient temperature, (measured by a thermocouple placed in the proximity of the DUT) can be considered the same. Fig. 4 (symbols) shows the temperature dependence of for different and values. The measured dependence on is then modeled using the equations of [25] . For the sake of simplicity, and consistently with the AlGaAs/GaAs HBT example of [25] , we neglected the exponential term of equation 10.16 of [25] (as will be shown shortly, even with this simplification the model gives an excellent fit of the measured data), so that the dependence reduces to where is a reference temperature (generally the room temperature, in our case 21.5 C), and and are the base and collector current ideality factors that can be extracted by the usual Gummel plots. At 25 C, we extracted 1.85 and 1.17, which give However, since at this stage our aim was just at obtaining a good empirical fit to the data, we fitted the measurements of Fig. 4 using as an optimization parameter. With we obtained a very good match over the whole bias range of interest (Fig. 4, lines) . Having thus obtained a simple analytical formula that accurately describes the temperature dependence, from the room temperature measurement of the HBT output characteristics under both DC and pulsed 3 s, = 100 ms) conditions, and from the knowledge of the dissipated power at each bias point, we can relate with the junction temperature increase, that can be calculated as
The results are shown in Fig. 5 . The reasonably good linearity of the data of Fig. 5 indicates that, in the range of and temperature that we explored, we can assume to be temperature-independent, although in general, the thermal conductivity of GaAs is known to decrease with increasing temperature above 30-40 K [26] 1 . From the linear best-fit of the data in Fig. 5 , we extracted 501 C/W. This value of thermal resistance is that encountered by the heat flow along the path from the active device area (where heat is generated), at a temperature to the surrounding ambient, at a temperature Since the devices are mounted in packages, it can be expected that the total comes from the sum of different components, each one of which describing the DC heat transfer between different parts of the device-solder-package ensemble. Moreover, each of these partial thermal resistances will have to be associated with a corresponding thermal capacitance if the time dependence of the self-heating process is to be 1 According to the data of [26] , in the junction temperature range covered by our experiments (about 295-340 K), the thermal conductivity of GaAs varies by about 10%. If we consider that, as shown in Section IV, the thermal resistance associated with GaAs turns out to be only 13-14% of the total R ; the temperature dependence of the thermal conductivity of GaAs is not expected to play a significant role in our model. modeled as well. In the following section, the complete dynamic model of the packaged HBT's is introduced and extracted.
IV. EXTRACTION OF THE DYNAMIC THERMAL MODEL
For complete thermal modeling, the time dependence of the device self-heating must be taken into consideration, as motivated in Section I. In order to do this, we have measured, at different and values, the time evolution of the HBT collector current following the application of bias, for times ranging from 3 s to 300 s. The 3 s-1 ms range was covered by our pulse generator, while durations in excess of 10 ms were explored using the HP4145 analyzer. This wide sweep allowed to identify, in the time response of three plateaus (located around 1 ms, 1s, and beyond 100-200 s, respectively), which indicate the presence of three well-separated time constants in the system. This observation naturally leads to the choice of a thermal model such as that in Fig. 6 . This model (known as the Foster normal form of RC one-ports) has been often employed for the description of the dynamic thermal behavior of packaged devices; alternatively, ladder-type models (i.e., in the Cauer normal form) can be used (see for instance [27] , where a minimum of three ladder stages is claimed to be necessary for the modeling of the chip-solder-case system). Unlike in ladder models, the thermal capacitances of circuits like that of Fig. 6 do not have a physical meaning [10] . On the other hand, the time constants of Fig. 6 take the simple form, whereas in ladder models their expressions are more complicated.
The steady-state heat transfer from the active area of the HBT to the ambient is subdivided in three processes in series, namely: 1) the heat transfer from junction to solder, modeled by the thermal resistance 2) the heat transfer from solder to case, modeled by the thermal resistance 3) the heat transfer from case to ambient, modeled by the thermal resistance (obviously, Each resistance has been associated with a parallel thermal capacitance , , and respectively) in order to properly simulate the three time constants of the time response. In the electrical equivalent model of Fig. 6 , the dissipated power is represented by a current generator, while temperatures take on the form of node voltages; a battery sets the constant ambient temperature
The presence of three distinct plateaus in the (hence time response, indicating that the three time constants that define the dynamic thermal behavior of the DUT are well separated from one another, also allows some very useful simplifications in the model extraction procedure. If we consider a point in the first plateau, say at 1 ms, we can assume that the first step of the heat transfer process, namely, that from junction to solder, is now complete; therefore, has been completely charged and acts as an open circuit, while the much larger capacitances and short-circuit the respective resistances. Thus the thermal model of Fig. 6 is reduced to the sole and, using the same method as outlined above for the extraction of from the values measured at 1 ms we can draw a graph of the corresponding values of as a function of and get through a linear regression. For the HBT under test, we obtained 68 C/W 2 . Then we consider a point in the second plateau (e.g., 1 s). Here the second capacitance has been completely charged, too, while is still a short-circuit, so the model of Fig. 6 now features only the series of and The sum of these two thermal resistances can again be obtained by a linear fit of vsersus we get 192 C/W, which leads to 124 C/W. When and are known, can be immediately calculated as C/W. The extraction of the thermal capacitances is less straightforward. For we considered the first part of the time response, up to the first plateau, and interpolated the and data points with a continuos function of time is a function of time because of the time dependence of ). In principle, this could be done for each different bias condition; in practice, for the sake of precision we used only the highest-power condition ( 1 mA, 3 V); it will be shown in the following that the results we obtained work fine for all of the bias point that we examined. If and are known, we can write where is the only unknown. Straightforward manipulations then lead to 2 Choosing t = 1 ms for the extraction of R based on simple visual inspection of the plots in Fig. 7 is somewhat arbitrary. However, the choice is not critical. We have repeated the extraction of R using 0.3 ms and 0.5 ms (instead of 1 ms): the resulting R values are 64 and 60 C/W. The spread can be attributed to measurement noise, and is not so large that it alters the other model parameters significantly: in particular, the corresponding values of C do not appreciably differ from one another. In principle, the thus obtained should be independent of time, but the presence of the time derivative of at the denominator of its expression leads to large errors when gets small. Therefore we decided to take the value for as the most reliable choice for the model parameter. In this case, we get 0.8 J/ C. The same method (with slightly more complicated formulas) can be applied for the extraction of the other two thermal capacitances. Again, a remarkable time dependence of the calculated capacitances lead us to choose the values for which were: 0.4 mJ/ C and 0.15 J/ C. The complete set of extracted model parameters is shown in Fig. 6 . The resistance-capacitance parallel blocks correspond to the following time constants: 54 s, 50 ms, 46 s. With the model identified as described above, the transient behavior of can be simulated using a program such as SPICE and the electrical equivalent model of Fig. 6 . It should be noted, however, that for each bias point, is not constant throughout the time transient, because of the time dependence of which in turn is due to that of Using the known dependence of on as determined during the calibration step, the current source of the model of Fig. 6 can be written as a polynomial function of in the SPICE simulation, is therefore a voltage-controlled current source. A comparison between the measured and modeled thermal transients of is shown in Fig. 7 . An overall good match is observed over the whole bias grid considered. The model we extracted was therefore proven to describe the thermal dynamic behavior of the HBT under test with satisfactory accuracy over a wide range of bias conditions in the forward active area.
V. CONCLUSION
In this work we have shown a method for the thermal dynamic modeling of packaged HBT's. The method employs a calibration step featuring pulsed measurements at different temperatures and links the collector current with the junction temperatures using a simple analytic relationship. It is based upon a three-stage thermal resistance-capacitance model that describes the chip-solder-case system. A current pulse generator was designed and assembled in-house for pulsed characterization down to the microsecond range.
The electrical equivalent model for the device thermal behavior was implemented in SPICE and used to simulate the thermal transients of the HBT collector current from the microsecond range to hundreds of seconds, for several different bias points in the forward active area; it consistently showed a good match with the measured characteristics. The modeling approach that we presented can therefore be fruitfully applied to the modeling of RF pulsed operation or to the design and analysis of pulsed accelerated lifetests, where the effects of electrical bias must be separated from those of the junction temperature.
